

PATENT COOPERATION TREATY

PCT

NOTIFICATION OF ELECTION

(PCT Rule 61.2)

From the INTERNATIONAL BUREAU

To:

Assistant Commissioner for Patents
United States Patent and Trademark
Office
Box PCT
Washington, D.C.20231
ÉTATS-UNIS D'AMÉRIQUE

in its capacity as elected Office

Date of mailing (day/month/year) 19 October 1999 (19.10.99)	
International application No. PCT/GB99/00695	Applicant's or agent's file reference JKH/MG/SMH/WSI6PCT
International filing date (day/month/year) 08 March 1999 (08.03.99)	Priority date (day/month/year) 06 March 1998 (06.03.98)
Applicant KENNINGTON, Peter	

1. The designated Office is hereby notified of its election made:

☒ in the demand filed with the International Preliminary Examining Authority on:29 September 1999 (29.09.99)☐ in a notice effecting later election filed with the International Bureau on:2. The election ☒ was☐ was not

made before the expiration of 19 months from the priority date or, where Rule 32 applies, within the time limit under Rule 32.2(b).

<p>The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland</p> <p>Facsimile No.: (41-22) 740.14.35</p>	<p>Authorized officer S. Mafla</p> <p>Telephone No.: (41-22) 338.83.38</p>
--	--

PATENT COOPERATION TREATY

PCT

REC'D 19 JUN 2000

WIPO

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference JKH/BA/WSI.6	FOR FURTHER ACTION See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)	
International application No. PCT/GB99/00695	International filing date (day/month/year) 08/03/1999	Priority date (day/month/year) 06/03/1998
International Patent Classification (IPC) or national classification and IPC H03F1/32		
Applicant WIRELESS SYSTEMS INTERNATIONAL LIMITED et al.		

1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.



2. This REPORT consists of a total of 6 sheets, including this cover sheet.

- ☒ This report is also accompanied by ANNEXES, i.e. sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).

These annexes consist of a total of 6 sheets.

3. This report contains indications relating to the following items:

- I ☒ Basis of the report
- II ☐ Priority
- III ☐ Non-establishment of opinion with regard to novelty, inventive step and industrial applicability
- IV ☐ Lack of unity of invention
- V ☒ Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- VI ☐ Certain documents cited
- VII ☒ Certain defects in the international application
- VIII ☐ Certain observations on the international application

Date of submission of the demand 29/09/1999	Date of completion of this report 15.06.2000
Name and mailing address of the international preliminary examining authority:  European Patent Office D-80298 Munich Tel. +49 89 2399 - 0 Tx: 523656 epmu d Fax: +49 89 2399 - 4465	Authorized officer Naumann, O Telephone No. +49 89 2399 7468 

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT**

International application No. PCT/GB99/00695

I. Basis of the report

1. This report has been drawn on the basis of (*substitute sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to the report since they do not contain amendments.*):

Description, pages:

1-3,5-10,12-18	as originally filed			
4,11	as received on	16/02/2000	with letter of	10/02/2000

Claims, No.:

1-18	as received on	16/02/2000	with letter of	10/02/2000
------	----------------	------------	----------------	------------

Drawings, sheets:

1/11,3/11-11/11	as originally filed			
2/11	with telefax of	07/06/2000		

2. The amendments have resulted in the cancellation of:

- ☐ the description, pages:
☐ the claims, Nos.:
☐ the drawings, sheets:

3. ☒ This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed (Rule 70.2(c)):

see separate sheet

4. Additional observations, if necessary:

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT**

International application No. PCT/GB99/00695

V. Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)	Yes:	Claims	1-15
	No:	Claims	
Inventive step (IS)	Yes:	Claims	1-15
	No:	Claims	
Industrial applicability (IA)	Yes:	Claims	1-15
	No:	Claims	

2. Citations and explanations

see separate sheet

VII. Certain defects in the international application

The following defects in the form or contents of the international application have been noted:

see separate sheet

Re Item I

Basis of the report

The requirements of Art. 34(2) are not met by the new claims 16 to 18, therefore no opinion with regard to novelty, inventive step and industrial applicability is given on them.

The applicants attention is drawn to the fact that subject-matter which is not contained in the application as originally filed, but can be **derived from the application** without the exercise of inventive skill, nevertheless is subject-matter that cannot be **added to the application** without violation of Art. 34(2) PCT.

The subject-matter of claims 16 to 18 is essentially the specification of the generation of frequency components of arbitrary odd-order according to the same principle as specified for the third order. While it is true that the generation of arbitrary higher odd-order components can be straightforwardly **deduced** from the generation of the third order component, the application as originally filed merely specifies the further generation of fifth or seventh order (Figure 1 and p. 4, third paragraph). Albeit the discussion on p. 3, last paragraph, and the formula given therein, both the description of the actual invention (p. 4, third paragraph, paragraph bridging pages 4 and 5, page 5) and **all** the figures only concern the generation of fifth and seventh order signals. In this context the first sentence on p. 4, "The present invention is concerned with the generation and control of third order and higher non-linear distortion components in a predistorter." has to be interpreted as relating to the higher order components specified thereafter, namely that of fifth and seventh order. Consequently, the new claims 16 to 18 do not fulfill the requirements of Art. 34(2) PCT.

Basis for major changes of the amended claims in the application as originally filed:

Claim 1: p. 11, second paragraph and original Fig. 2, line 440

Claim 8: Fig. 4

Re Item V

Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

Reference is made to the following document:

D1: DE 23 06 294 A (ROHDE & SCHWARZ) 15 August 1974 (1974-08-15)

Inventiveness

Document D1 is regarded as the closest prior art and discloses (see Fig. 2 and related text passages): a circuit for deriving a third order signal from an input signal, comprising input means for providing the input signal along first, second and third paths, means (M5) for combining the input signal from the first and second paths to produce a second order signal on a squared signal path, and means (M6) for combining the second order signal from the squared path with the input signal from the third path to produce a third order signal.

In consequence, the circuit claimed in **claim 1** differs from the circuit in D1 only in the features of the means for low-pass filtering the second order signal to remove components at the frequency of the input signal and harmonics thereof and then providing this filtered second order signal to the second combining means.

Due to these distinguishing features with respect to the closest prior art the subject-matter of claim 1 achieves that the filtered second order signal contains only baseband components of relatively low frequency, solving the problem of reducing costs in the implementation of the second combining means.

The document D1 does not mention this or a related way of adapting the circuit in D1 in the way provided in claim 1. Since the adaptation is actually closely related to the circuitry used for the specific generation of higher order harmonics, no indication can be found in the other available prior art that would lead a person skilled in the art to arrive at the solution provided. Consequently claim 1 fulfills the requirements of Art. 6 (1) PCT in that it is both novel and inventive.

The **claims 2 to 13** also fulfill these requirements, being dependent on claim 1. The same holds for the independent **claims 14 and 15**, which relate to an apparatus

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT - SEPARATE SHEET**

International application No. PCT/GB99/00695

containing or the method to implement the circuit of claim 1.

Re Item VII

Certain defects in the international application

The features of the present claims are not provided with reference signs placed in parentheses (Rule 6.2(b) PCT).

Contrary to the requirements of Rule 5.1(a)(ii) PCT, the relevant background art disclosed in the document D1 is not mentioned in the description, nor is this document identified therein.

REPLACED BY
ART 34 AWDI

The present invention is concerned with the generation and control of third order and higher non-linear distortion components in a predistorter.

According to a first aspect of the present invention there is provided a circuit for deriving a third order signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.

A circuit in accordance with the first aspect of the present invention provides the advantage that the third order signal generation may form the basis of a third order distortion component in a predistorter. The generation of second and third order signals may also enable the generation of higher-order terms of distortion component such as fifth or seventh order.

Ideally, the input signal is a radio frequency (RF) signal which may contain a plurality of channels across a signal bandwidth.

In a first embodiment in accordance with the invention, the third order signal is provided as a third order distortion component at an output of the circuit.

In a second embodiment in accordance with the invention, the circuit further comprising means for providing the second order signal along a second squared path, and means for

and implementing standard Gilbert-cell based silicon IC mixers, the difference between the "LO", "RF" or "IF" drive levels will typically be in the order of 20 dB in each case.

In a modified version (not shown) of the third order distortion generator circuit of Figure 2, the squared RF signal output from the mixer 410 is filtered before entering the mixer 425. This enables selection of either the DC zone frequency components of the squared RF signal by means of a low pass filter, or the second harmonic zone frequency components of the squared RF signal by means of a high pass filter. Each selection scheme has its own particular benefits, however, both schemes advantageously provide attenuation of the input tone energy at the output, when used in conjunction with the DC-based input tone rejection mechanism described below.

In the low pass filter version, the selection of the DC zone in practice provides a better behaved response in terms of gain and phase flatness than the second harmonic zone and as a result can provide better coherence between the two third order distortion components shown in Figure 11b. Although the gain and phase flatness of the second harmonic zone version is effected by the high frequency response of the circuit elements, this version has the benefit of producing a output spectrum in which the input tone level is at a similar level to the third order distortion components, without additional correction.

In order to enable improved control of the third order component generation, it is preferable to remove as much of the input tone energy present in the output as possible. Referring to the circuit of Figure 2, this is achieved by injecting a DC signal via an adder 435 to the squared RF signal at an appropriate level such that when mixed with the RF

Claims

1. A circuit for deriving a third order signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means (410) for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means (425) for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.
2. A circuit as claimed in claim 1, for deriving a fifth order signal from an input signal, further comprising means (520) for providing the second order signal along a second squared path (515), and means (545) for combining the second order signal from the second squared path with the third order signal to produce a fifth order signal.
3. A circuit as claimed in claim 1, for deriving a fifth order signal from an input signal, wherein the input means provides the input signal along fourth (555) and fifth (560) paths, and further comprises means (575) for combining the input signal from the fourth path with the third order signal to produce a fourth order signal, and means (580) for combining the input signal from the fifth path with the fourth order signal to produce a fifth order signal.
4. A circuit as claimed in any one of the preceding claims, wherein the input signal is a radio frequency signal.
5. A circuit as claimed in any one of the preceding claims, further comprising means (435) for injecting a direct current signal into at least one of the signal paths.
6. A circuit as claimed in claim 5, wherein the direct current signal is injected into the squared path for adding to the second order signal to cancel input signal energy in the third order signal.

7. A circuit as claimed in claim 6, further comprising error correction means (445) in which the third order signal is compared with the input signal to produce an error correction signal for controlling the injection of the direct current signal into the squared path.
8. A circuit as claimed in claim 7, wherein in the error correction means the third order signal is frequency translated by a frequency tone signal prior to correlation with the input signal to produce a correlation signal which is processed in a digital signal processor (470) by comparison with the frequency tone signal to produce the error correction signal.
9. A circuit as claimed in claim 5, wherein the direct current signal is injected into the second squared path for adding to the second order signal to cancel input signal energy and third order signal energy in the fifth order signal.
10. A circuit as claimed in claim 7, further comprising error correction means in which the fifth order signal is compared with the third order signal to produce an error correction signal for controlling the injection of the direct current signal into the second squared path.
11. A circuit as claimed in any one of the preceding claims, wherein the combining means are mixers or multipliers.
12. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one splitter (405) for providing the input signal along the signal paths.
13. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one directional coupler (415) for providing the input signal along the signal paths.

14. A polynomial predistorter including a circuit for deriving a third order predistortion signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means (410) for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means (425) for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.
15. A method of deriving a third order predistortion signal from an input signal, comprising providing an input signal to the circuit along first, second and third paths, combining the input signals from the first and second paths to produce a second order signal on a squared path, and combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.

2/11




Fig. 2

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference JKH/MG/SMH/WSI6PCT	FOR FURTHER ACTION see Notification of Transmittal of International Search Report (Form PCT/ISA/220) as well as, where applicable, item 5 below.	
International application No. PCT/GB 99/ 00695	International filing date (day/month/year) 08/03/1999	(Earliest) Priority Date (day/month/year) 06/03/1998
Applicant WIRELESS SYSTEMS INTERNATIONAL LIMITED et al.		

This International Search Report has been prepared by this International Searching Authority and is transmitted to the applicant according to Article 18. A copy is being transmitted to the International Bureau.

This International Search Report consists of a total of 2 sheets.

☒ It is also accompanied by a copy of each prior art document cited in this report.

1. Basis of the report

- a. With regard to the **language**, the international search was carried out on the basis of the international application in the language in which it was filed, unless otherwise indicated under this item.

☐ the international search was carried out on the basis of a translation of the international application furnished to this Authority (Rule 23.1(b)).

- b. With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, the international search was carried out on the basis of the sequence listing :

☐ contained in the international application in written form.

☐ filed together with the international application in computer readable form.

☐ furnished subsequently to this Authority in written form.

☐ furnished subsequently to this Authority in computer readable form.

☐ the statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.

☐ the statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished

2. ☐ **Certain claims were found unsearchable** (See Box I).

3. ☐ **Unity of invention is lacking** (see Box II).

4. With regard to the **title**,

☒ the text is approved as submitted by the applicant.

☐ the text has been established by this Authority to read as follows:

5. With regard to the **abstract**,

☒ the text is approved as submitted by the applicant.

☐ the text has been established, according to Rule 38.2(b), by this Authority as it appears in Box III. The applicant may, within one month from the date of mailing of this international search report, submit comments to this Authority.

6. The figure of the **drawings** to be published with the abstract is Figure No.

☐ as suggested by the applicant.

☒ because the applicant failed to suggest a figure.

☐ because this figure better characterizes the invention.

1,2

☐ None of the figures.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/GB 99/00695

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H03F1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 23 06 294 A (ROHDE & SCHWARZ) 15 August 1974 (1974-08-15)	1-7, 11-15
Y	the whole document ----	8,9
X	US 5 164 678 A (BOKSBERGER HANS ULRICH ET AL) 17 November 1992 (1992-11-17)	1-7, 10, 11, 14, 15
Y	the whole document ----	12, 13
Y	EP 0 678 976 A (BRITISH TECH GROUP) 25 October 1995 (1995-10-25) figures 4-6 ----	8,9
Y	US 3 732 502 A (SEIDEL H) 8 May 1973 (1973-05-08) figures 2,5 ----	12, 13
A	US 4 329 655 A (NOJIMA TOSHIO ET AL) 11 May 1982 (1982-05-11) -----	

☐

Further documents are listed in the continuation of box C.

☒

Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier document but published on or after the international filing date
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

9 July 1999

Date of mailing of the international search report

15/07/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Segaert, P

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 99/00695

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
DE 2306294	A	15-08-1974	NONE	
US 5164678	A	17-11-1992	EP 0465709 A	15-01-1992
			CA 2046457 A	13-01-1992
			CN 1058122 A,B	22-01-1992
			CS 9102104 A	19-02-1992
			JP 4233810 A	21-08-1992
EP 0678976	A	25-10-1995	AT 157209 T	15-09-1997
			AU 655730 B	05-01-1995
			AU 651774 B	28-07-1994
			AU 7790591 A	11-11-1991
			DE 69127361 D	25-09-1997
			DE 69127361 T	18-12-1997
			EP 0526557 A	10-02-1993
			WO 9116760 A	31-10-1991
			GB 2244881 A,B	11-12-1991
			GB 2254505 A,B	07-10-1992
			JP 5509446 T	22-12-1993
			US 5157345 A	20-10-1992
			US 5334946 A	02-08-1994
US 3732502	A	08-05-1973	NONE	
US 4329655	A	11-05-1982	JP 1349306 C	28-11-1986
			JP 55107308 A	18-08-1980
			JP 61013648 B	15-04-1986
			JP 1349325 C	28-11-1986
			JP 56085909 A	13-07-1981
			JP 61013649 B	15-04-1986
			DE 3002995 A	14-08-1980




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03F 1/32	A1	(11) International Publication Number: WO 99/45638
		(43) International Publication Date: 10 September 1999 (10.09.99)
<p>(21) International Application Number: PCT/GB99/00695</p> <p>(22) International Filing Date: 8 March 1999 (08.03.99)</p> <p>(30) Priority Data: 9804745.9 6 March 1998 (06.03.98) GB</p> <p>(71) Applicant (for all designated States except US): WIRELESS SYSTEMS INTERNATIONAL LIMITED [GB/GB]; Innovation House, Bristol Business Park, Coldharbour Lane, Bristol BS16 1EJ (GB).</p> <p>(72) Inventor; and (75) Inventor/Applicant (for US only): KENNINGTON, Peter [GB/GB]; Trap Farm, Devauden Green, Chepstow NP6 6PE (GB).</p> <p>(74) Agents: HOGG, Jeffrey, Keith et al.; Withers & Rogers, Goldings House, 2 Hays Lane, London SE1 2HW (GB).</p>		<p>(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW. ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</p>

(54) Title: PREDISTORTER

(57) Abstract

A circuit for deriving higher orders of distortion from an input signal, that may form part of a predistorter for linearising an amplifier. The circuit has a mixer which generates a second order distortion signal, which is combined with the input signal in another mixer to produce a third order distortion signal.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

PREDISTORTER

This invention relates to a circuit for deriving a third order signal from an input signal. In particular, the invention relates to a circuit for use in a polynomial predistorter.

In an ideal system, a linear amplifier provides uniform gain throughout its dynamic range in order that the output signal of the amplifier is a correct, amplified version of the input signal. In reality however all linear amplifiers exhibit non-ideal properties such as amplitude and phase distortion, which are undesirable and can seriously deteriorate the performance of a system. One effect of this non-linearity of the amplifier is the generation of output frequencies equal to the sums and differences of integer multiples of the input frequency components. This effect is known as intermodulation distortion (IMD) and is particularly undesirable in high-power radio frequency (RF) amplifiers designed for use in broadband systems. For example, a broadband amplifier used in the TDMA cellular system will generate various intermodulation products as a result of amplifying a multitude of TDMA channels occurring at fixed frequency intervals across a TDMA band, with coincident active frames.

A number of linearisation techniques have been developed to overcome the above distortion problems associated with a linear amplifier. A few of these techniques operate in real-time to account for time dependent changes in the non-linear characteristics of the amplifier. Such changes may result from, for example, temperature variations in the amplifier, aging of amplifier components, power supply fluctuations, or, most importantly, the input carriers. Of the broadband, RF-based linearisation techniques, the two most commonly used are feed forward linearisation and predistorter linearisation.

A feed forward linearisation mechanism relies on creating an error signal representative of the IMD products introduced by the linear amplifier, and feeding this signal forward to combine with the output spectrum of the amplifier, cancelling out the unwanted distortion. In order for the cancellation process to operate correctly, it is necessary for the mechanism to accurately adjust the amplitude and phase of the error signal prior to combining it with the output of the amplifier. This typically involves the use of additional amplifiers and lossy delay lines and couplers appearing in the output path from the main amplifier. These losses and the requirement for additional amplifiers, which are not adding to the output power of the system, result in a low-efficiency solution.

In general, predistortion linearisation mechanisms involve deliberate alteration of the relatively low level input signal to the amplifier in anticipation of the undesired distortion process occurring within the amplifier. Specifically, the mechanism predistorts the input signal in a inverse sense to the distortion produced by the amplifier such that in series the overall distortion is minimised. Accordingly, the transfer characteristic of the predistorter is approximated as closely as possible to the inverse or complementary function of the transfer characteristic of the amplifier. If the linear amplifier is compressive, i.e. the gain tails off at higher power levels, then the predistorter will compensate for this compression by correspondingly expanding the input signal.

Several approaches exist for predistorting the input signal, each differing in the way the predistorter approximates the inverse or complementary function. One approach approximates the inverse function with the exponential characteristics of a diode. One or

more diodes may be used together with appropriate biasing to achieve a reduction of the distortion in the order of 10 dB. A second approach is to perform a piece-wise approximation of the inverse function using a series of linear gain, straight line elements interconnected end-to-end. A drawback with this approach is that the alignment and control of the line elements requires complex circuitry owing to the interconnection points having two degrees of freedom.

Polynomial predistortion is another approach to approximating the inverse function of the amplifier transfer characteristic. It is based on a polynomial expansion of the inverse function which may be expressed as follows:

$$y = a + bx + cx^2 + dx^3 + ex^4 + fx^5 + gx^6 + hx^7 \dots$$

The term a is an offset which may be set to zero in a practical polynomial predistorter. The term bx represents the gain of the predistorter which is linear and merely contributes to the gain of the main amplifier. The terms containing even powers of x represent harmonic distortion components generated in the main amplifier which may be removed using frequency filtering, and therefore these terms may also be set to zero. The remaining terms containing odd powers of x represent in-band distortion caused by the main amplifier (in addition to harmonics which can be filtered as above). In fact, each of these odd-power terms may be considered to represent the equivalent order of intermodulation distortion generated in the main amplifier.

The present invention is concerned with the generation and control of third order and higher non-linear distortion components in a predistorter.

According to a first aspect of the present invention there is provided a circuit for deriving a third order signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.

A circuit in accordance with the first aspect of the present invention provides the advantage that the third order signal generation may form the basis of a third order distortion component in a predistorter. The generation of second and third order signals may also enable the generation of higher-order terms of distortion component such as fifth or seventh order.

Ideally, the input signal is a radio frequency (RF) signal which may contain a plurality of channels across a signal bandwidth.

In a first embodiment in accordance with the invention, the third order signal is provided as a third order distortion component at an output of the circuit.

In a second embodiment in accordance with the invention, the circuit further comprising means for providing the second order signal along a second squared path, and means for

combining the second order signal from the second squared path with the third order signal to produce a fifth order signal.

In a third embodiment in accordance with the invention, the circuit is for deriving a fifth order signal from an input signal, whereby the input means provides the input signal along fourth and fifth paths, and further comprises means for combining the input signal from the fourth path with the third order signal to produce a fourth order signal, and means for combining the input signal from the fifth path with the fourth order signal to produce a fifth order signal.

A similar approach may be used in the generation of a seventh order distortion component at an output of the circuit.

The third order signal may contain input signal energy. Similarly, the fifth order signal may contain both input signal energy and third order signal energy.

In a preferred embodiment of the invention, the circuit further comprising means for injecting a direct current (DC) signal either directly into at least one of the signal paths and/or into at least one of the means for combining the signals. Depending on the injection position, the effect of the DC signal is to remove input signal energy from the third order signal, or to remove input signal energy and third order signal energy from the fifth order signal.

In the first embodiment, the DC signal is ideally injected into the squared path to add to the second order signal. The DC signal may also be injected in the first, second or third paths to achieve the same effect.

In the second embodiment, the DC signal is ideally injected into the second squared path to add to the second order signal.

The DC injection may be controlled (maintained) by an error correction or feedback loop. Suitably, the feedback loop is arranged so as to optimise removal of unwanted signal energies which occur in the third and fifth order signals.

Preferably, the feedback loop makes use of digital signal processing (DSP) techniques to reduce the effect of DC offsets produced by analogue components.

Preferably, the means for combining may be a mixer or a multiplier, and the means for providing a signal along more than one path may include at least one splitter for splitting an incoming signal.

Further features and advantages of the invention will be apparent from the description below.

Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Figure 1 is a block diagram of a multiple-order polynomial predistorter;

Figure 2 is a block diagram of a circuit for generating a third order distortion component suitable for use in the polynomial predistorter of Figure 1;

Figure 3 is a block diagram of a feedback control circuit for use in the circuit of Figure 2;

Figure 4 is a block diagram of an enhanced feedback control circuit using digital signal processing techniques for use in the circuit of Figure 2;

Figure 5 is a block diagram of a circuit for generating third and fifth order distortion components suitable for use in the polynomial predistorter of Figure 1;

Figure 6 is a block diagram of an alternative circuit for generating third and fifth order distortion components suitable for use in the polynomial predistorter of Figure 1;

Figure 7 is a block diagram of a circuit for generating a fifth order distortion component, based on the circuit of Figure 5 and including a feedback control circuit;

Figure 8 is a block diagram of a circuit for generating third and fifth order distortion components, based on the circuits of Figure 2 and Figure 7 and including a feedback control circuit ;

Figure 9 is a block diagram of a feedback control circuit for use in the circuit of Figure 8, based on the circuit of Figure 4;

Figure 10 is a block diagram of a circuit for generating third, fifth, and seventh order distortion components suitable for use in the polynomial predistorter of Figure 1; and

Figures 11a, 11b, 11c, 11d, 11e, 11f are frequency spectra for signals occurring at various points in the circuits of Figures 1 to 10 in operation.

Referring to Figure 1, there is shown a multiple order polynomial predistorter 200 having an input for receiving an RF input signal and an output for supplying a predistorted signal to an RF power amplifier 100. The RF input signal received at the input of the predistorter is split by the splitter 205 between two channels or paths, the main path 210 supplying the main RF input signal for subsequent amplification, and the distortion path 215 supplying multiple orders of distortion for adding to the main RF input signal.

The main RF input signal from the main path 210 and the distortion signal from the distortion path 215 are summed in the adder 220 prior to being amplified in the RF power amplifier 100. The main path includes a time delay component 225 to ensure that the main RF signal and the distortion signal coincide at the adder 220. In an ideal operation of the predistorter, the output signal from the RF power amplifier 100 will represent a linearly amplified version of the RF input signal as discussed previously. An example of a possible RF input signal in the form of two closely spaced frequency tones is shown in Figure 11a.

The RF signal entering the distortion path 215 is fed into a distortion generation circuit 230 which operates on the RF input signal to generate a set of non-linear distortion components each corresponding to a particular order of distortion. In Figure 1, the orders of distortion

generated at the three output paths of the distortion generation circuit 230 are third order, fifth order, and seventh order, illustrated as frequency spectra in Figures 11b, 11c and 11d respectively. It is also possible for the distortion generation circuit to generate higher order distortion components such as ninth order, or to generate only third order, or third and fifth order distortion components.

The signals output from the distortion generating circuit 230 are independently adjusted in phase by the set of variable phase-shift components 235 to compensate for any differing phase shifts occurring in the distortion generating circuit 230. The distortion signals are then independently adjusted in amplitude by the set of variable attenuators 240. The amplitude adjustment ensures that the relative levels of the separate distortion components are set to correctly correspond to the relative levels of the orders of distortion generated intrinsically in the RF power amplifier 100.

The correctly adjusted signals representing the third, fifth and seventh orders of distortion are then summed in the adder 245 to produce a single multiple order distortion signal. This signal is fed into an RF amplifier 250 which controls the level of the multiple order distortion signal relative to the main RF signal on the main path 210.

Figure 2 shows a block diagram of a circuit for generating a third order distortion component. The RF input signal entering the circuit is split three ways by the splitter 405. One of the RF signals is then fed into the first input of a mixer or multiplier 410 via a directional coupler 415. The directional coupler samples a portion of the RF signal which is fed into the second input of the mixer 410 via an attenuator 420. By mixing the two

versions of the same RF input signal, the output of the mixer 410 ideally generates a squared RF signal which contains frequency components in a DC zone, i.e. at low frequencies, and frequency components in a first harmonic zone, i.e. at double the original frequencies. The frequency spectra of the squared RF signal is represented in Figure 11e.

The squared RF signal output from the mixer 410 is then fed into the first input of a mixer 425 via an attenuator 430 and a DC injection summer 435. Another RF input signal from the splitter forms the second input to the mixer 425 and may be supplied via a path 440 including a time delay element (not shown) to ensure that the two mixer input signals are in phase. By mixing the squared RF signal with the original RF input signal, the output of the mixer 425 ideally produces a pure cubic signal. The frequency spectra of the cubed RF signal is represented in Figure 11f (after filtering to eliminate the DC-zone, harmonic and third harmonic components)

The cubed RF signal should, ideally, consist of only input RF signal energy, plus in-band third-order components. In practice however other higher orders of in-band distortion will also be present in the output of the mixer 425, together with more input signal energy than would be expected from a theoretical analysis. The attenuation values for the attenuators 420 and 430, and the coupling factor for the coupler 415 are chosen to optimise performance with the type of mixers 410 and 425. Optimum performance is a compromise between minimising the unwanted input signal energy, caused by leakage through the mixers, and minimising the higher orders of in-band distortion, caused by non-ideal performance of the mixers 410 and 425. In a circuit having a 0 dBm RF input signal level

and implementing standard Gilbert-cell based silicon IC mixers, the difference between the "LO", "RF" or "IF" drive levels will typically be in the order of 20 dB in each case.

In a modified version (not shown) of the third order distortion generator circuit of Figure 2, the squared RF signal output from the mixer 410 is filtered before entering the mixer 425. This enables selection of either the DC zone frequency components of the squared RF signal by means of a low pass filter, or the second harmonic zone frequency components of the squared RF signal by means of a high pass filter. Each selection scheme has its own particular benefits, however, both schemes advantageously provide attenuation of the input tone energy at the output, when used in conjunction with the DC-based input tone rejection mechanism described below.

In the low pass filter version, the selection of the DC zone in practice provides a better behaved response in terms of gain and phase flatness than the second harmonic zone and as a result can provide better coherence between the two third order distortion components shown in Figure 11b. Although the gain and phase flatness of the second harmonic zone version is effected by the high frequency response of the circuit elements, this version has the benefit of producing a output spectrum in which the input tone level is at a similar level to the third order distortion components, without additional correction.

In order to enable improved control of the third order component generation, it is preferable to remove as much of the input tone energy present in the output as possible. Referring to the circuit of Figure 2, this is achieved by injecting a DC signal via an adder 435 to the squared RF signal at an appropriate level such that when mixed with the RF

input signal the input energy at the output of the circuit is cancelled. The position of the DC signal injection shown in Figure 2 is preferable as the level of RF input to the mixer 425 is relatively high and is known to a high degree of certainty. The same cancellation of the input energy can however be achieved, albeit less efficiently and less predictably, by injecting a DC signal at other positions in the distortion generation circuit. For example, an alternative position for DC injection could be into the path 440 carrying the RF input signal to the mixer 425. The DC signal would then cancel any leakage of a spurious RF input signal present in the squared RF signal resulting from leakage through the mixer 410. DC signal injection may also be possible in the signal paths leading to the mixer 410.

Although the DC signal level may be set to maximise cancellation of the input signal energy in the output of the distortion generating circuit, fluctuations and drifting of the various signals within the circuit will occur as a result of, for example, temperature variations of circuit components, aging of circuit components, and unpredictable variations in supply voltages (see earlier comment on input signal levels). The distortion generation circuit therefore includes an automatic control mechanism 445 for initialising, maintaining, and controlling the DC signal at the correct level for maximum cancellation of the input signal energy. The automatic control mechanism operates using a feedback loop principle. The output of the distortion generation circuit is sampled by a splitter 450 and is fed into an input of the control mechanism. A second input of the control mechanism receives an RF input signal from the splitter 405, preferably via a time delay element (not shown), and functions as a reference signal for the RF input. The automatic control mechanism compares the sample from the output with the RF input reference signal, and provides as an

output a DC signal level dependent on the level of RF input energy detected in the output sample.

Figure 3 shows one implementation of the automatic control mechanism in which a detection mixer 455 receives at one input the sample of the output signal and at another input the reference input signal. The detection mixer outputs a signal containing components across a range of frequencies. However, the output of the detection mixer of interest is the DC signal component, which provides a measure of the overlap of the unwanted input signal energy in the output with the reference input signal. This DC output is isolated from the other signal components in the detection mixer output by integration of the output in the integrator 460. The integrator has a time constant long enough to remove the unwanted non-DC signal components but short enough to provide millisecond response in the feedback. The DC output of the integrator provides the DC signal for injection into the adder 435.

A drawback with this control mechanism is that the detection mixer and the integrator may generate DC offset signals which become dominant over the feed back control DC signals. This typically occurs when the level of rejection of the input energy is in the order of 10 - 15 dB. It is possible to use more accurate mixers and integrators to achieve lower DC offsets to counteract this effect. However, mixers and integrators of this kind tend to be rarer and more expensive.

Figure 4 shows a modified automatic control mechanism which incorporates offset frequency and digital signal processing (DSP) techniques to eliminate the DC offset problem referred to above. Although the circuit is more complex than the circuit of Figure

analogue-to digital converter are ideally suited to dealing with signals at audio frequency and can therefore accurately process the required signal component at the tone frequency f_{LF} . The digital mixer 500 mixes the output of the detection mixer 490 with the LF tone signal from the LF fixed oscillator 465 to convert the required signal component also at the tone frequency to a DC signal. As in the mechanism of Figure 3, this DC signal is isolated from the other signal components produced in the detection mixer by integration of the digital mixer output in a digital integrator 505. However, unlike the mechanism of Figure 3, this offset-frequency mechanism is immune to any build up of spurious DC signals in the analogue domain, i.e. in the mixers 480, 490, the D/A 475, the A/D 495 and the high-pass filter 485. The potentially damaging DC signals enter the digital signal processor via the analogue to digital converter (A/D) 495, but are immediately converted to the tone signal frequency f_{LF} by the digital mixer 500 and are subsequently cancelled in the integrator 505. Because the digital mixer 500 and the integrator 505 both operate in the digital domain of the digital signal processor (DSP) they do not experience the problems of their analogue counterparts such as signal leakage or spurious DC offset generation due to temperature or power supply fluctuations. The DC signal output from the integrator provides via the digital-to-analogue converter 510 the DC signal for injection into the adder 435 of Figure 2.

Figures 5 and 6 are block diagrams of two alternative embodiments of a circuit for generating third and fifth order distortion components, and are based on the design and basic principles of operation of the third order generation circuit of Figure 2. Like components have therefore been labelled with like references.

In the generation circuit of Figure 5, the second order signal is divided into a second path 515 by a splitter 520, and the third order signal is divided into a second path 525 by a splitter 530. The second order signal level on the path 515, and the third order signal level on the path 525, are adjusted by an RF amplifier 535 and an attenuator 540 respectively. The adjusted second and third order signals are then mixed in the mixer 545 to produce a fifth order RF output. A second DC injection signal is added to the second order signal path 515 for mixing with the third order signal on the path 525. By adjusting the second DC signal to a suitable level, the third order signals, which would otherwise be present in the fifth order RF output, may be cancelled.

In the generation circuit of Figure 6, the RF input signal is further divided by a splitter 550 into paths 555 and 560, and the third order signal is divided by a splitter 530 into a path 525. The third order signal is suitably attenuated by attenuators 565 and 570 which in turn feed the mixers 575 and 580. The mixers 575 and 580 mix the third order signal with the RF input signals on the paths 555 and 560 respectively. The output of the first mixer 575 generates a fourth order signal, and the output of the second mixer 580 generates the fifth order distortion signal for outputting.

Simulations performed on the generation circuit of Figure 5 have shown that for fifth order distortion generation the first DC injection (DC1) to the adder 435 may not be required. The third DC injection can provide significant cancellation of both the main signal energy and the third order energy leaving only the desired fifth order distortion. Removal of the first and second DC injections allow for simpler control of the fifth order distortion

generation, however, a drawback in this solution is that the third order output no longer contains a pure third order distortion signal.

Figure 7 shows the circuit of Figure 5 with a feedback control mechanism which controls and maintains the second DC injection to the adder. This feedback control mechanism performs in a similar way as in the third order generation circuit, except that a sample of the fifth order output is compared with a reference signal sampled from the third order output. The feedback DC signal therefore provides a measure of the overlap of both the unwanted input signal energy and third order signal energy in the fifth order output. The feedback control mechanism may be implemented using the feedback circuits of Figures 3 or 4.

Figure 8 is a block diagram showing a third order and a fifth order distortion generation circuit with a combined control. The circuit is a combination of the third order generation circuit of Figure 2 and the fifth order generation circuit of Figure 7. The combined feedback control mechanism for this circuit is shown in Figure 9 and is based on the offset frequency mechanism of Figure 4.

Figure 10 is a block diagram showing a circuit for generating a seventh order distortion signal based on the principle used in the fifth order generation circuit of Figure 5. The fifth order signal is combined with the second order signal to generate a seventh order distortion output.

It will be evident in view of the foregoing that various modifications may be made within the scope of the present invention. For example, the description refers to the use of certain components such as mixers and integrators which could be replaced by multipliers and low-pass filters respectively.

Claims

1. A circuit for deriving a third order signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means (410) for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means (425) for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.
2. A circuit as claimed in claim 1, for deriving a fifth order signal from an input signal, further comprising means (520) for providing the second order signal along a second squared path (515), and means (545) for combining the second order signal from the second squared path with the third order signal to produce a fifth order signal.
3. A circuit as claimed in claim 1, for deriving a fifth order signal from an input signal, wherein the input means provides the input signal along fourth (555) and fifth (560) paths, and further comprises means (575) for combining the input signal from the fourth path with the third order signal to produce a fourth order signal, and means (580) for combining the input signal from the fifth path with the fourth order signal to produce a fifth order signal.
4. A circuit as claimed in any one of the preceding claims, wherein the input signal is a radio frequency signal.
5. A circuit as claimed in any one of the preceding claims, further comprising means (435) for injecting a direct current signal into at least one of the signal paths.
6. A circuit as claimed in claim 5, wherein the direct current signal is injected into the squared path for adding to the second order signal to cancel input signal energy in the third order signal.

7. A circuit as claimed in claim 6, further comprising error correction means (445) in which the third order signal is compared with the input signal to produce an error correction signal for controlling the injection of the direct current signal into the squared path.
8. A circuit as claimed in claim 7, wherein in the error correction means the third order signal is frequency translated by a frequency tone signal prior to correlation with the input signal to produce a correlation signal which is processed in a digital signal processor (470) by comparison with the frequency tone signal to produce the error correction signal.
9. A circuit as claimed in claim 5, wherein the direct current signal is injected into the second squared path for adding to the second order signal to cancel input signal energy and third order signal energy in the fifth order signal.
10. A circuit as claimed in claim 7, further comprising error correction means in which the fifth order signal is compared with the third order signal to produce an error correction signal for controlling the injection of the direct current signal into the second squared path.
11. A circuit as claimed in any one of the preceding claims, wherein the combining means are mixers or multipliers.
12. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one splitter (405) for providing the input signal along the signal paths.
13. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one directional coupler (415) for providing the input signal along the signal paths.

14. A polynomial predistorter including a circuit for deriving a third order predistortion signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means (410) for combining the input signals from the first and second paths to produce a second order signal on a squared path, and means (425) for combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.

15. A method of deriving a third order predistortion signal from an input signal, comprising providing an input signal to the circuit along first, second and third paths, combining the input signals from the first and second paths to produce a second order signal on a squared path, and combining the second order signal from the squared path with the input signal from the input path to produce a third order signal.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/GB 99/00695

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H03F1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 23 06 294 A (ROHDE & SCHWARZ) 15 August 1974 (1974-08-15)	1-7, 11-15
Y	the whole document	8,9
X	US 5 164 678 A (BOKSBERGER HANS ULRICH ET AL) 17 November 1992 (1992-11-17)	1-7,10, 11,14,15
Y	the whole document	12,13
Y	EP 0 678 976 A (BRITISH TECH GROUP) 25 October 1995 (1995-10-25) figures 4-6	8,9
Y	US 3 732 502 A (SEIDEL H) 8 May 1973 (1973-05-08) figures 2,5	12,13
A	US 4 329 655 A (NOJIMA TOSHIO ET AL) 11 May 1982 (1982-05-11)	

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

9 July 1999

Date of mailing of the international search report

15/07/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Segaert, P

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 99/00695

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE 2306294 A	15-08-1974	NONE	
US 5164678 A	17-11-1992	EP 0465709 A	15-01-1992
		CA 2046457 A	13-01-1992
		CN 1058122 A,B	22-01-1992
		CS 9102104 A	19-02-1992
		JP 4233810 A	21-08-1992
EP 0678976 A	25-10-1995	AT 157209 T	15-09-1997
		AU 655730 B	05-01-1995
		AU 651774 B	28-07-1994
		AU 7790591 A	11-11-1991
		DE 69127361 D	25-09-1997
		DE 69127361 T	18-12-1997
		EP 0526557 A	10-02-1993
		WO 9116760 A	31-10-1991
		GB 2244881 A,B	11-12-1991
		GB 2254505 A,B	07-10-1992
		JP 5509446 T	22-12-1993
		US 5157345 A	20-10-1992
		US 5334946 A	02-08-1994
US 3732502 A	08-05-1973	NONE	
US 4329655 A	11-05-1982	JP 1349306 C	28-11-1986
		JP 55107308 A	18-08-1980
		JP 61013648 B	15-04-1986
		JP 1349325 C	28-11-1986
		JP 56085909 A	13-07-1981
		JP 61013649 B	15-04-1986
		DE 3002995 A	14-08-1980




Fig. 1

2/11




Fig. 2

3/11




Fig. 3

3/11




Fig. 3

4/11




Fig. 4

5/11




Fig. 5

6/11




Fig. 6

7/11




Fig. 7




Fig. 8

9/11




Fig. 9

10/11




Fig. 10

11/11




Fig. 11

INTERNATIONAL SEARCH REPORT

International Application No
PCT/GB 99/00695

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H03F1/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE 23 06 294 A (ROHDE & SCHWARZ) 15 August 1974 (1974-08-15)	1-7, 11-15
Y	the whole document ---	8,9
X	US 5 164 678 A (BOKSBERGER HANS ULRICH ET AL) 17 November 1992 (1992-11-17)	1-7,10, 11,14,15
Y	the whole document ---	12,13
Y	EP 0 678 976 A (BRITISH TECH GROUP) 25 October 1995 (1995-10-25) figures 4-6 ---	8,9
Y	US 3 732 502 A (SEIDEL H) 8 May 1973 (1973-05-08) figures 2,5 ---	12,13
A	US 4 329 655 A (NOJIMA TOSHIO ET AL) 11 May 1982 (1982-05-11) -----	

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier document but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
"A" document member of the same patent family

Date of the actual completion of the international search

9 July 1999

Date of mailing of the international search report

15/07/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Segaert, P

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☒ OTHER: different does different formats

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.